Limits. Symbol. Parameter. Conditions. −40°C. +25°C. +85°C. Units. Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. IL. Quiescent Device. VDD = V. Data sheet acquired from Harris Semiconductor. SCHSC – Revised September The CDUB types are supplied in lead hermetic dual-in- line. Order Number CD C National Semiconductor Corporation . This datasheet has been downloaded from: Datasheets for.

Author: Babar Mazular
Country: Mali
Language: English (Spanish)
Genre: Music
Published (Last): 3 September 2013
Pages: 326
PDF File Size: 1.24 Mb
ePub File Size: 4.46 Mb
ISBN: 368-7-41902-180-3
Downloads: 68767
Price: Free* [*Free Regsitration Required]
Uploader: Vilar

Application of Cd datasheet logic.

For the complete circuit you will need fd CD chips. A steady low should appear inspite of changing D to logic High since the previous value at D-input was datsaheet. The CD includes diodes to protect it from static discharge, but it can still be damaged if it is not handled carefully.

Fairchild Semiconductor

For example, a single CD can be used to make a chain of 3 inverters, an inverter plus two transmission gates, or a complex logic gate. Each pair shares a common gate pins 6,3, You can also document mistakes or missteps that occurred, e. Estimate Vtn from Ids-Vgs curves.

Navigation index next previous elec 1. How does changing R1 and C1 affect the frequency of the output? Such information will be used to improve this and datssheet labs and your experience will help future students. Determine the VPP and dc offset setting required for function generator.

Output of cd datasheet inverter. Remove all the connections to the ALD chip shown in the dashed box cd datasheet Figure 3. In which region should it be operating when it is an open switch?


Thank cd datasheet for keeping our lab clean and organized. Build a CMOS inverter.

Build a chain of 3 inverters by connecting your inverters in the order shown in figure 4. You should see that DIO8 datashheet also low. Normally one would use anti-static mats and wrist straps when working with static sensitive electronics. Datasheeh, the input to the first inverter is close to the voltage at node C. The other two pairs are more general purpose. You are encouraged to write down your experience with this lab along with any feedback datashest suggestions.

Find the Vds at which the drain current saturates, defined as Vdsat, for all Vgs measured from the Ids-Vds curves. Can you tell what it does? Adjust frequency until you can see a clear rise and fall of the output signal.

That is going to be left as a bonus exercise. Remember to ground the CH – terminals. Measure the output voltage of the second inverter and the voltage across the capacitor with the scope. Because the output of the first inverter is now zero, the capacitor will begin to discharge through R1, and the opposite side will be charged. The two transmission gates work in tandem to realize the D-latch. However, ratasheet do not have those in the lab. Construct the circuit cd40007 in figure 9 using the pin-level diagram from the pre-lab.

Capture a screen shot. You will see how the voltage transfer curve changes with VDD. You should take a total of three screenshots, one each, corresponding to each inverter output. We will test the two transmission gates by connecting FGEN to the input, and connecting a load of 1k on either output sides.



Also apply logic High to the D input. CMOS inverter schematic for voltage transfer measurement. Determine the logic function implemented by the following connections to a CD Determine the VPP and cd datasheet offset setting required for cd datasheet generator.

You can download or view the data sheet cd datasheet or here. The capacitor will begin to charge. Output cd datasheet second inverter. You do not have to draw a gate level schematic if you can determine the logic function implemented.

7. MOSFETs and CMOS Inverter — elec documentation

Observe the DIO8 pin. D is transmitted to the output Q through the datashret transmission gate and the two-inverter cascade.

As a result, any change in the input D is not reflected at the output Q. Thank you for keeping our lab clean and organized.

It should look as shown below in Figure 5. The respective input-output pairs are: In summary, the output of the inverters will oscillate between 0 and Vdd. We will cd400 a CMOS inverter and learn how to provide the correct power supply and input voltage waveforms to test its basic functionality.